As we have developed different models for DC signals (simple large-signal model) and AC signals (small-signal model), analysis of BJT circuits follows these steps: DC biasing analysis: Assume all capacitors are open circuit. Analyze the transistor circuit using the simple large signal mode as described in pages 77-78.
Several standard BJT amplifier configurations are discussed below and are analyzed. For completeness, circuits include standard bias resistors R 1 and R 2 . For bias configurations that do not utilize these resistors (e.g., current mirror), simply set R B = R 1 R 2 → ∞. We can combine R 1 and R 2 into R B (same resistance that we encountered in the biasing analysis) and replace the BJT with its small signal model: The figure above shows why this is a common collector configuration: collector is shared between input and output AC signals. We can now proceed with the analysis. Node voltage method is usually the best approach to solve these circuits. For example, the above circuit will have only one node equation for node at point E with a voltage v o :
Common Collector Amplifier (Emitter Follower)
Because of the controlled source, we need to write an "auxiliary" equation relating the control current (∆i B ) to node voltages:
Substituting the expression for ∆i B in our node equation, multiplying both sides by r π , and collecting terms, we get:
Amplifier Gain can now be directly calculated:
Unless R E is very small (tens of Ω), the fraction in the denominator is quite small compared to 1 and A v ≈ 1.
To find the input impedance, we calculate i i by KCL:
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Since v o ≈ v i , we have i i = v i /R B or
Note that R B is the combination of our biasing resistors R 1 and R 2 . With alternative biasing schemes which do not require R 1 and R 2 , (and, therefore R B → ∞), the input resistance of the emitter follower circuit will become large. In this case, we cannot use v o ≈ v i . Using the full expression for v o from above, the input resistance of the emitter follower circuit becomes:
and it is quite large (hundreds of kΩ to several MΩ) for R B → ∞. Such a circuit is in fact the first stage of the 741 OpAmp.
The output resistance of the common collector amplifier (in fact for all transistor amplifiers) is somewhat complicated because the load can be configured in two ways (see figure) : First, R E , itself, is the load. This is the case when the common collector is used as a "current amplifier" to raise the power level and to drive the load. The output resistance of the circuit is R o as is shown in the circuit model. This is usually the case when values of R o and A i (current gain) is quoted in electronic text books.
Alternatively, the load can be placed in parallel to R E . This is done when the common collector amplifier is used as a buffer (A v ≈ 1, R i large). In this case, the output resistance is denoted by R o (see figure) . For this circuit, BJT sees a resistance of R E R L . Obviously, if we want the load not to affect the emitter follower circuit, we should use R L to be much larger than R E . In this case, little current flows in R L which is fine because we are using this configuration as a buffer and not to amplify the current and power. As such, value of R o or A i does not have much use.
When R E is the load, the output resistance can be found by killing the source (short v i ) and finding the Thevenin resistance of the two-terminal network (using a test voltage source).
KCL:
Substituting for ∆i B from the 2nd equation in the first and rearranging terms we get:
r π , the expression for R o simplifies to
As mentioned above, when R E is the load the common collector is used as a "current amplifier" to raise the current and power levels . This can be seen by checking the current gain in this amplifier:
We can calculate R o , the output resistance when an additional load is attached to the circuit (i.e., R E is not the load) with a similar procedure: we need to find the Thevenin resistance of the two-terminal network (using a test voltage source).
We can use our previous results by noting that we can replace r o and R E with r o = r o R E which results in a circuit similar to the case with no R L . Therefore, R o has a similar expression as R O if we replace r o withr o :
In most circuits, (1 + β)(r o ) r π (unless we choose a small value for R E ) and R o ≈ r e
In summary, the general properties of the common collector amplifier (emitter follower) include a voltage gain of unity (A v ≈ 1), a very large input resistance R i ≈ R B (and can be made much larger with alternate biasing schemes). This circuit can be used as buffer for matching impedance, at the first stage of an amplifier to provide very large input resistance (such in 741 OpAmp). The common collector amplifier can be also used as the last stage of some amplifier system to amplify the current (and thus, power) and drive a load. In this case, R E is the load, R o is small: R o = r e and current gain can be substantial:
Impact of Coupling Capacitor:
Up to now, we have neglected the impact of the coupling capacitor in the circuit (assumed it was a short circuit). This is not a correct assumption at low frequencies. The coupling capacitor results in a lower cut-off frequency for the transistor amplifiers. In order to find the cut-off frequency, we need to repeat the above analysis and include the coupling capacitor impedance in the calculation. In most cases, however, the impact of the coupling capacitor and the lower cut-off frequency can be deduced be examining the amplifier circuit model. When we account for impedance of the capacitor, we have set up a high pass filter in the input part of the circuit (combination of the coupling capacitor and the input resistance of the amplifier). This combination introduces a lower cut-off frequency for our amplifier which is the same as the cut-off frequency of the high-pass filter:
Lastly, our small signal model is a low-frequency model. As such, our analysis indicates that the amplifier has no upper cut-off frequency (which is not true). At high frequencies, the capacitance between BE , BC, CE layers become important and a high-frequency smallsignal model for BJT should be used for analysis. You will see these models in upper division ECE65 Lecture Notes (F. Najmabadi), Winter 2006 courses. Basically, these capacitances results in amplifier gain to drop at high frequencies. PSpice includes a high-frequency model for BJT, so your simulation should show the upper cut-off frequency for BJT amplifiers.
Common Emitter Amplifier
Good Bias using a by−pass capacitor Poor Bias DC analysis: Recall that an emitter resistor is necessary to provide stability of the bias point. As such, the circuit configuration as is shown has as a poor bias. We need to include R E for good biasing (DC signals) and eliminate it for AC signals. The solution to include an emitter resistance and use a "bypass" capacitor to short it out for AC signals as is shown.
For this new circuit and with the capacitors open circuit, this circuit is the same as our good biasing circuit of page 110. The bias point currents and voltages can be found using procedure of pages 110-112.
AC analysis: To start the analysis, we kill all DC sources, combine R 1 and R 2 into R B and replace the BJT with its small signal model. We see that emitter is now common between input and output AC signals (thus, common emitter amplifier. Analysis of this circuit is straightforward. Examination of the circuit shows that:
The negative sign in A v indicates 180
• phase shift between input and output. The circuit has a large voltage gain but has a medium value for input resistance.
As with the emitter follower circuit, the load can be configured in two ways: 1) R C is the load; or 2) load is placed in parallel to R C . The output resistance can be found by killing the source (short v i ) and finding the Thevenin resistance of the two-terminal network. For this circuit, we see that if v i = 0 (killing the source), ∆i B = 0. In this case, the strength of 
Lower cut-off frequency: Both the coupling and bypass capacitors contribute to setting the lower cut-off frequency for this amplifier, both act as a high-pass filter with:
Note that usually R E r e and, therefore, R E ≈ r e .
In the case when these two frequencies are far apart, the cut-off frequency of the amplifier is set by the "larger" cut-off frequency. i.e.,
When the two frequencies are close to each other, there is no exact analytical formulas, the cut-off frequency should be found from simulations. An approximate formula for the cut-off frequency (accurate within a factor of two and exact at the limits) is:
Common Emitter Amplifier with Emitter resistance
A problem with the common emitter amplifier is that its gain depend on BJT parameters A v ≈ (β/r π )R C . Some form of feedback is necessary to ensure stable gain for this amplifier. One way to achieve this is to add an emitter resistance. Recall impact of negative feedback on OpAmp circuits: we traded gain for stability of the output. Same principles apply here.
DC analysis:
With the capacitors open circuit, this circuit is the same as our good biasing circuit of page 110. The bias point currents and voltages can be found using procedure of pages 110-112. AC analysis: To start the analysis, we kill all DC sources, combine R 1 and R 2 into R B and replace the BJT with its small signal model. Analysis is straight forward using node-voltage method.
Substituting for ∆i B in the node equations and noting 1 + β ≈ β, we get :
Above are two equations in two unknowns (v E and v o ). Adding the two equation together we get v E = −(R E /R C )v o and substituting that in either equations we can find v o . Using r π /β = r e , we get:
where we have simplified the equation noting r e r o . For most circuits, R C r o and r e R E . In this case, the voltage gain is simply
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The input resistance of the circuit can be found from (prove it!)
Substituting for A v from above (complete expression for A v with r e /r o 1), we get:
For most circuits, R C r o and r e R E . In this case, the input resistance is simply
As before the minus sign in A v indicates a 180
• phase shift between input and output signals. Note the impact of negative feedback introduced by the emitter resistance: The voltage gain is independent of BJT parameters and is set by R C and R E (recall OpAmp inverting amplifier!). The input resistance is also increased dramatically.
As with the emitter follower circuit, the load can be configured in two ways: 1) R C is the load. 2) Load is placed in parallel to R C . The output resistance can be found by killing the source (short v i ) and finding the Thevenin resistance of the two-terminal network (by attaching a test voltage source to the circuit).
Resistor R B drops out of the circuit because it is shorted out. Resistors r π and R E are in parallel. Therefore, i 1 = (r π /R E )∆i B and by KCL, i 2 = (β + 1 + r π /R E )∆i B . Then:
Then:
where we have used r π /β = r e . Generally r o r e (first approximation below) and for most circuit, R E r π (second approximation) leading to
Value of R o can be found by a similar procedure. Alternatively, examination of the circuit shows that
Lower cut-off frequency: The coupling capacitor together with the input resistance of the amplifier lead to a lower cut-off frequency for this amplifier (similar to emitter follower).
The lower cut-off frequency is given by:
A Possible Biasing Problem: The gain of the common emitter amplifier with the emitter resistance is approximately R C /R E . For cases when a high gain (gains larger than 5-10) is needed, R E may be become so small that the necessary good biasing condition, V E = R E I E > 1 V cannot be fulfilled. The solution is to use a by-pass capacitor as is shown. The AC signal sees an emitter resistance of R E1 while for DC signal the emitter resistance is the larger value of R E = R E1 + R E2 . Obviously formulas for common emitter amplifier with emitter resistance can be applied here by replacing R E with R E1 as in deriving the amplifier gain, and input and output impedances, we "short" the bypass capacitor so R E2 is effectively removed from the circuit.
The addition of by-pass capacitor, however, modifies the lower cut-off frequency of the circuit. Similar to a regular common emitter amplifier with no emitter resistance, both the coupling and bypass capacitors contribute to setting the lower cut-off frequency for this amplifier.
Similarly we find that an approximate formula for the cut-off frequency (accurate within a factor of two and exact at the limits) is: 
Common Emitter:
where
Common Emitter with Emitter Resistance:
Replace R E with R E1 in the above formulas except
If bias resistors are not present (e.g., bias with current mirror), let R B → ∞ in the "full" expression for R i . The prototype of this circuit is a common emitter amplifier with an emitter resistance. Using formulas of page 134
The lower cut-off frequency will set the value of C c .
We start with the DC bias: As V CC is not given, we need to choose it. To set the Q-point in the middle of load line, set V CC = 2V CE = 15 V. Then, noting I C ≈ I E ,:
Values of R C and R E can be found from the above equation together with the AC gain of the amplifier, A V = 4. Ignoring r e compared to R E (usually a good approximation), we get:
Commercial values are R E = 510 Ω and R C = 2 kΩ. Use these commercial values for the rest of analysis.
We need to check if V E > 1 V, the condition for good biasing. V E = R E I E = 510×3×10 −3 = 1.5 > 1, it is OK (See next example for the case when V E is smaller than 1 V).
We now proceed to find R B and V BB . R B is found from good bias condition and V BB from a KVL in BE loop: Bias resistors R 1 and R 2 are now found from R B and V BB :
R 1 can be found by dividing the two equations: R 1 = 33 kΩ. R 2 is found from the equation for V BB to be R 2 = 5.9 kΩ. Commercial values are R 1 = 33 kΩ and R 2 = 6.2 kΩ.
Lastly, we have to find the value of the coupling capacitor:
Using R i ≈ R B = 5.1 kΩ, we find C c = 3 × 10 −7 F or a commercial values of C c = 300 nF.
So, are design values are: R 1 = 33 kΩ, R 2 = 6.2 kΩ, R E = 510 Ω, R C = 2 kΩ. and C c = 300 nF.
Example 4: Design a BJT amplifier with a gain of 10 and a lower cut-off frequency of 100 Hz. The Q point parameters should be I C = 3 mA and V CE = 7.5 V. A power supply of 15 V is available. Manufacturers' spec sheets give: β min = 100, h f e = 200, r π = 5 kΩ, h oe = 10 µS.
The prototype of this circuit is a common emitter amplifier with an emitter resistance. Using formulas of page 134:
We start with the DC bias: As the power supply voltage is given, we set V CC = 15 V. Then, noting I C ≈ I E ,:
Values of R C and R E can be found from the above equation together with the AC gain of the amplifier A V = 10. Ignoring r e compared to R E (usually a good approximation), we get:
We need to check if V E > 1 V which is the condition for good biasing: V E = R E I E = 227 × 3 × 10 −3 = 0.69 < 1. Therefore, we need to use a bypass capacitor and modify our circuits as is shown. For DC analysis, the emitter resistance is R E1 + R E2 while for AC analysis, the emitter resistance will be R E1 . Therefore: DC Bias:
Above are two equations in three unknowns. A third equation is derived by setting V E = 1 V to minimize the value of R E1 + R E2 .
Now, solving for R C , R E1 , and R E2 , we find R C = 2.2 kΩ, R E1 = 220 Ω, and R E2 = 110 Ω (All commercial values).
We can now proceed to find R B and V BB :
Bias resistors R 1 and R 2 are now found from R B and V B B:
R 1 can be found by dividing the two equations: R 1 = 50 kΩ and R 2 is found from the equation for V BB to be R 2 = 3.6k Ω. Commercial values are R 1 = 51 kΩ and R 2 = 3.6k Ω Lastly, we have to find the value of the coupling and bypass capacitors:
This is one equation in two unknown (C c and C B ) so one can be chosen freely. Typically
This means that unless we choose C c to be very small, the cut-off frequency is set by the bypass capacitor. The usual approach is the choose C b based on the cut-off frequency of the amplifier and choose C c such that cut-off frequency of the R i C c filter is at least a factor of ten lower than that of the bypass capacitor. Note that in this case, our formula for the cut-off frequency is quite accurate (see discussion in page 129) and is
This gives C b = 20 µF. Then, setting
So, are design values are: R 1 = 50 kΩ, R 2 = 3.6 kΩ, R E1 = 220 Ω, R E2 = 110 Ω, R C = 2.2 kΩ, C b = 20 µF, and C c = 4.7 µF.
An alternative approach is to choose C b (or C c ) and compute the value of the other from the formula for the cut-off frequency. For example, if we choose C b = 47 µF, we find C c = 0.86 µF. We start with the emitter follower circuit (Tr2) as the input resistance of this circuit will appear as the load for the common emitter amplifier (Tr1). Using the formulas in page 134:
= 1 2π × 9.9 × 10 3 × 0.47 × 10 −6 = 34 Hz Since R i2 = 9.9 kΩ is NOT much larger than the collector resistor of common emitter amplifier (Tr1), it will affect the first circuit. Following discussion in pages 125 and 128, the effect of this load can be taken into by replacing R C in common emitter amplifiers formulas with R C = R C R L = R C1 R i2 = 2 k 9.9 kΩ = 1.66 kΩ.
The overall gain of the two-stage amplifier is then A v = A v1 ×A v2 = 3.3. The input resistance of the two-stage amplifier is the input resistance of the first-stage (Tr1), R i = 9.9 kΩ. To find the lower cut-off frequency of the two-stage amplifier, we note that:
From above, it is clear that the maximum value of A v (jω) is A v1 A v2 and the cut-off frequency, ω l can be found from |A v (jω = ω l )| = A v1 A v2 / √ 2 (similar to procedure we used for filters). For the circuit above, since ω l2 ω l1 the lower cut-off frequency would be very close to ω l2 . So, the lower-cut-off frequency of this amplifier is 34 Hz. This is a two-stage amplifier. The first stage (Tr1) is a common emitter amplifier and the second stage (Tr2) is an emitter follower. The circuit is similar to the twostage amplifier of Example 5. The only difference is that Tr2 is directly biased from Tr1 and there is no coupling capacitor between the two stages. This approach has its own advantages and disadvantages that are discussed at the end of this example.
DC analysis:
Since the base current in BJTs are typically much smaller that the collector current, we start by assuming I C1 I B2 . In this case, I 1 = I C1 + I B2 ≈ I C1 ≈ I E1 (the bias current I B2 has no effect on bias parameters of Tr1). This assumption simplifies the analysis considerably and we will check the validity of this assumption later.
For Tr1, we replace the bias resistors (6.2k and 33k) with their Thevenin equivalent and proceed with DC analysis: R B1 = 6.2 k 33 k = 5.22 kΩ and V BB1 = 6.2 6.2 + 33 15 = 2.37 V BE-KVL:
2.37 − 0.7 = I E1 5.22 × 10 3 201 + 500
V CE1 = 15 − 2.5 × 10 3 × 3.17 × 10 −3 = 7.1 V DC Bias summary for Tr1: I E1 ≈ I C1 = 3.17 mA, I B1 = 16 µA, V CE1 = 7.1 V To find the bias point of TR2, we note: We now check our assumption of I C1 I B2 . We find I C1 = 3.17 mA I B2 = 41 µA. So, our assumption was justified.
It should be noted that this bias arrangement is also stable to variation in transistor β. The bias resistors in the first stage will ensure that I C1 (≈ I E1 ) and V CE1 is stable to variation of TR1 β. Since V B2 = V CE1 + R E1 × I E1 , V B2 will also be stable to variation in transistor β. Finally, V B2 = V BE2 + R E2 I E2 . Thus, I C2 (≈ I E2 ) will also be stable (and V CE2 because of CE-KVL).
AC analysis:
As in Example 5, we start with the emitter follower circuit (Tr2) as the input resistance of this circuit will appear as the load for the common emitter amplifier (Tr1). Using the formulas in page 134 and noting that this amplifier does not have bias resistors (R B1 → ∞):
A v2 ≈ 1 R i2 = r π + (R E r o )(1 + β) = 5 × 10 3 + 201 × 10 3 = 201 kΩ
Note that because of the absence of the bias resistors, the input resistance of the circuit is very large, and because of the absence of the coupling capacitors, there is no lower cut-off frequency for this stage.
Since R i2 = 201 kΩ is much larger than the collector resistor of common emitter amplifier (Tr1), it will NOT affect the first circuit. The parameters of the first-stage common emitter amplifier can be found using formulas of page 134.
|A v1 | ≈ R C R E = 2, 000 500 = 4 R i1 ≈ R B1 = 5.22 kΩ f l1 = ω l1 2π = 1 2πR B1 C c1 = 1 2π × 5.22 × 10 3 × 4.7 × 10 −6 = 6.5 Hz ECE65 Lecture Notes (F. Najmabadi), Winter 2006 The overall gain of the two-stage amplifier is then A v = A v1 × A v2 = 4. The input resistance of the two-stage amplifier is the input resistance of the first-stage (Tr1), R i = 9.9 kΩ. The find the lower cut-off frequency of the two-stage amplifier is 6.5 Hz.
The two-stage amplifier of Example 6 has many advantages over that of Example 5. It has three less elements. Because of the absence of bias resistors, the second-stage does not load the first stage and the overall gain is higher. Also because of the absence of a coupling capacitor between the two-stages, the overall cut-off frequency of the circuit is lower. Some of these issues can be resolved by design, e.g., use a large capacitor for coupling the two stages, use a large R E2 , etc.. The drawback of the Example 6 circuit is that the bias circuit is more complicated and harder to design.
